

KL3A Intel Calpella Platform with Discrete GFX(4 core)





Table of Contents

PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3	CLOCK GENERATOR
4-7	Auburndale CPU
8-13	Ibex Peak-M
14-15	DDRIII SO-DIMM
16-22	Discreate VGA (M92-XT)
23	LCD + Camera Conn.
24	HDMI Conn.
25	CRT Conn.
26	Audio Codec ALC269
27	RTL8111DL
28	SATA HDD & ODD
29	USB x 2 & ESATA
30	USB X2/SIM_CARD/LEDs/RF
31	MINI-Card (UWB & WWAN)
32	MINI-Card (WLAN)
33	ONFI
34	Express Card
35	K/B & T/P
36	BLUETOOTH
37	FAN & Thermal
38	G-Sensor
39	B To B Conn.
40	iTPM & RFID EEPROM
41	KBC IT8502E
42	HOLD & SKEW
43	Discharge
44	Charger
45	DDR3 (TPS5116REGR)
46	1.05V_VTT & 1.05_PCH (RT8204)
47	3V/5V (MAX17101)
48	CPU (MAX17082)
49	DIS_GFX_VCC (MAX8792)
50	DIS_1.8V_RUN (OZ8116LN)
51	Power Block Dianram
52	XDP
53	Revision & Schematic Value Description
54	BOM Matrix Table

Power States


POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	10V~+20V	23,32,43,44,45,46,47,48,49,50	MAIN POWER		S0~S5
+3VRTC	+3.0V~+3.3V	9,12,41	RTC		S0~S5
3VPCU	+3.3V	9,23,27,30,32,35,39,41,43,44,47	ITE8052 POWER	3V5V_EN	S0~S5
5VPCU	+5V	14,43,44,45,46,47,49,50	DC/DC POWER IC SOURCE	3V5V_EN	S0~S5
+15V	+15V	23,38,43,45,46,47	LARGE POWER	3V5V_EN	S0~S5
LANVCC	+3.3V	27,43	LAN POWER	LAN_ON	
5V_S5	+5V	12,29,30,43	PCH SUS POWER	S5_ON	S0~S3
3V_S5	+3.3V	8,9,10,11,12,43,52	Sys Management,PCH Resume Well, Intel HD Audio,USB,WLAN WiMAX POWER	S5_ON	S0~S3
5VSUS	+5V	23,39,43,48	SLP_S4# CTRLD POWER	SUSON	S0~S3
3VSUS	+3.3V	14,15,30,34,41,43,49	SLP_S4# CTRLD POWER	SUSON	S0~S3
1.5VSUS	+1.5V	4,6,14,15,43,45,46,49,50	SODIMM POWER	SUSON	S0~S3
0.75VSMDDR_VTERM	+0.75V	14,15,43,45	DDR3 SODIMM REFERENCE POWER	MAIN_ON	S0
+5V	+5V	12,18,23,24,25,26,28,35,37,41,43,44	SLP_S3# CTRLD POWER	MAIN_ON	S0
+3V	+3.3V	3,4,8,9,10,11,12,14,15,17,23,25,26,27,28,29,30,31,32,33,34,36,37,38,39,40,41,43,44,45,46,47,48,50,52	SLP_S3# CTRLD POWER	MAIN_ON	S0
+1.8V	+1.8V	6,12,17,18,21,22,33,43,50	LVDS,NVM POWER	MAIN_ON	S0
+1.5V	+1.5V	12,18,19,20,31,32,34,45,46	Mini PCIe,Express Card POWER	MAIN_ON	S0
+1.05V_VTT	+1.05V	4,6,11,12,43,46,48,52	AuBurndale VTT POWER	MAIN_ON	S0
+1.05V_PCH	+1.05V	3,10,12,43,46,52	PCH CORE POWER	1.05V_RUN_ON	S0
+VCC_GFX_CORE	+0.9V~+1.2V	18,21,43,49	VGA CORE POWER	GFXVR_EN	S0
VCC_CORE		6,43,48	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	23	LCD Power	ENVDD	S0
+5V_ODD	+5V	28	ODD Power	MAIN_ON	S0
+5V_HDD	+5V	28	HDD Power	MAIN_ON	S0
BAT-V	+10V~+17V	44	MAIN BATTERY	CHG_PBATT	S0~S5






# AUBURNDALE PROCESSOR (DDR3)

05








## AUBURNDALE PROCESSOR (GND)

## AUBURNDALE PROCESSOR ( RESERVED , CFG)

07





The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed










```
(3,4,8,9,10,12,14,15,18,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,39,40,44,47) +3V
(6,8,9,10,12,31,39,41) 3V_S5
(3,8,9,10,12,39,49) +1.05V_PCH
```

PCH GPIO8	R297	10K 4
PCH GPIO12	R569	10K 4
PCH GPIO15	R253	1K 4
TP_PCH_GPIO28	R571	10K 4
CLK_PCIE_REQ6#	R548	10K 4
DRAMRST_PCH	R562	10K 4
WLAN_OFF#	R572	10K 4

Signal	Pin	Level
JMB387 INT#	R522	10K 4
SIO RCIN#	R530	10K 4
SIO AZOGATE	R531	10K 4
SSD DETECT#	R570	10K 4
EXPRCD PVWREN#	R288	10K 4
BT ON#	R252	10K 4
SIO EXT SCI#	R559	10K 4
SIO EXT SMI#	R560	10K 4
TEMP ALERT#	R519	10K 4
DSPU HOLD_RST#	R519	10K 4
DGPU_PWR_EN#	R517	10K 4



	<i>Auburndale</i>	<i>Clarksfield</i>
<i>U53</i>	<i>POP</i>	<i>DE-POP</i>
<i>R514</i>	<i>POP</i>	<i>DE-POP</i>
<i>Q40</i>	<i>POP</i>	<i>DE-POP</i>
<i>U24</i>	<i>POP</i>	<i>DE-POP</i>
<i>U55</i>	<i>POP</i>	<i>DE-POP</i>
<i>R513</i>	<i>DE-POP</i>	<i>POP</i>
<i>R294</i>	<i>DE-POP</i>	<i>POP</i>
<i>R520</i>	<i>DE-POP</i>	<i>POP</i>

Board ID For Function	ID3 GPIO39	ID2 GPIO38	ID1 GPIO37	ID0 GPIO57
SDV	0	0	0	0
SIV	0	0	0	1
SIT	0	0	1	0
SVT	0	1	0	0
SOVP	1	0	0	0

**B:**

3V

R286 10K 4 BOARD ID0 R287 10K 4


R516 10K 4 BOARD ID1 R512 10K 4


R523 10K 4 BOARD ID2 R524 10K 4



R534 10K 4@DIS BOARD ID3 R538 10K 4@OTHERS

**B:**


Model ID	MODEL_ID0	MODEL_ID1
14*	0	1
15*	1	0
Default	1	1





















Memory Straps		RAM TYPE_CFG3	RAM TYPE_CFG2	RAM TYPE_CFG1	RAM TYPE_CFG0
800 MHz 1GB(64M*16) Hynix_Orion die	H5TQ1G63BFR-12C	0	0	0	0
800 MHz 1GB(64M*16) Samsung_E die	K4W1G1646E-HC12	0	0	0	1
		0	0	1	0
		0	0	1	1
		0	1	0	0
		0	1	0	1

Note : Required Frequency = 800 MHz











MEMORY APERTURE SIZE SELECT				
MEMORY SIZE	CFG2 GPIO13	CFG1 GPIO12	CFG0 GPIO11	
128MB	0	0	0	
256MB	0	0	1	
64MB	0	1	0	





## Power PWM config


### GPU Power-on sequence

- 1 => +VGPU\_CORE
- 2 => +VGPU\_IO
- 3 => +1V
- 4 => +1.5V\_GPU
- 5 => +3V\_D
- 6 => +1.8V\_GPU
- 7 => dGPU\_PWROK



216-0720051 (M96-M2 XT)







PowerXpress control signal for Madson and Park only  
If not used, can be disconnected. (AL21 pin)  
PX\_EN = LOW, turn on  
PX\_EN = HIGH, turn off

!!! Reserve for PX\_EN  
for Park and Madson  
Pin AL21 to Ground for Broadway


GPU all PWROK


!!!  
For M96/92, DPx\_VDD10 = 1.1V  
For M97 DPx\_VDD10 = 1.0V
















	Auburndale	Clerksfield
RN2	DE-POP	POP
RN3	DE-POP	POP
RN4	DE-POP	POP
RN5	DE-POP	POP
RN6	DE-POP	POP
RN7	DE-POP	POP
RN8	DE-POP	POP
RN9	DE-POP	POP
RN10	DE-POP	POP
RN1	DE-POP	POP
Other	POP	DE-POP




## HDMI





	<i>Auburndale</i>	<i>Clarksfield</i>
<i>R100</i>	<i>DE-POP</i>	<i>POP</i>
<i>R101</i>	<i>DE-POP</i>	<i>POP</i>
<i>R102</i>	<i>DE-POP</i>	<i>POP</i>
<i>R104</i>	<i>DE-POP</i>	<i>POP</i>
<i>R105</i>	<i>DE-POP</i>	<i>POP</i>
<i>R107</i>	<i>DE-POP</i>	<i>POP</i>
<i>R118</i>	<i>DE-POP</i>	<i>POP</i>
<i>Other</i>	<i>POP</i>	<i>DE-POP</i>




## LCDVCC




## back light






Adress : A9H --Contrast  
AAH --Backlight



## CAMERA VCC Control















## SATA Connector.




## ODD Connector




## USB + E-SATA



## E-SATA RE-DRIVER




EN	B0	B1	FUNCTION
0	X	X	Standby
1	0	0	Standard SATA Output
1	1	0	Ch 0 Boost Output
1	0	1	Ch 1 Boost Output
1	1	1	Ch 0,1 Boost Output







C640 & C639 close to APVDD(pin5)  
(length must under 120mil) and  
trace width = 30mil, after C640,  
pls put one more 0.1uF for it.




## 5 IN 1 CARD READER




## Memory Card Power Supply




# MiniCard WLA connector



# MiniCard WWAN/SATA SSD connector



## SIM Card CONN









Express Card




(3,4,8,9,10,11,12,14,15,18,23,24,25,26,27,28,29,30,31,32,34,35,36,37,39,40,44,47) +3V  
(31,32,41) +1.5V  
(36,37,39,47,48) 3VSUS

33


+1.5V\_CARD Max. 650mA, Average 500mA.  
+3.3V\_CARD Max. 1300mA, Average 1000mA.





PCI-Express TX and RX direct to connector.  
JAE PX10FS16PH-26P



A diagram of a parallel circuit. On the left, a vertical red wire connects to two horizontal red wires. These two horizontal wires then converge into a single vertical red wire on the right. This vertical wire then splits into two horizontal purple wires that extend to the right. This represents two parallel branches connected by a common wire on the right.


	PROJECT KL3 NOTE Calpella DIS		
	Quanta Computer Inc.		
Size Custom	Document Number FAN /THERMAL	Rev 1A	
Date: Wednesday, December 23, 2009	Sheet	34	of 53

## KEYBOARD



(12,23,24,25,27,28,34,37,39,40,45) +5V  
(9,24,26,36,37,39,40,43,47) 3VPCU


B:




For EMI request

## Touch pad

B:



## Backlight Keyboard Con.



[illegible]

**B:**

20 mils

+3V

C180 (37) SLID\_DATA (37) SLID\_CLK

0.1U/16V\_6

Slide bar 2.0 GQNN

CN2

6  
5  
4  
3  
2  
1

BT

(29) BT\_LED#

+3V

(24,37) LID51#

3VPCU

(9) SATA\_ACT#

(31) WLAN\_LED#

(10,20,34,37) MB\_CLK

(10,20,34,37) MB\_DATA









LID SWITCH

HDD

WLAN

LIGHT SENSOR











88501-1201















# IT8512

Note 1 : Since all GPIO belong to VSTBY power domain, and there are some special considerations below:  
(1) If it is output to external VCC derived power domain circuit, this signal should be isolated by a diode such as KBRST# and GA20.  
(2) If it is input from external VCC derived power domain circuit, this external circuit must consider not to float the GPIO input.

Note 2 :  
(1) Each input pin should be driven or pulled.  
(2) Each output-drain output pin should be pulled.






**PROJECT KL3 NOTE Calpella DIS**

**Quanta Computer Inc.**


Size Custom	Document Number <b>HOLD &amp; SKEW</b>	Rev 1A
Date: Wednesday, December 23, 2009	Sheet 38	of 53




+3V, +5V




3V\_S5, 5V\_S5



3VSUS, 5VSUS





LANVCC




R138=0.02m ohm for 65W adapter-->current limit is 3A;


40



























Revision History

Revision	Date	Phase	Change List	Release Schematic Date	Release Gerber File Date
1A		DV	Initial release		

Schematic Value Explanation Description :

RESISTOR

Value	F	4	6	8	12	1210	*	Description
*1K/F_4	1%	0402 (1005 )					DE POP	1K ohm 1% SMD 0402 package and DE POP
1K_6	5%		0603 (1608 )				POP	1K ohm 5% SMD 0603 package and POP
1K_8	5%			0805 (2125 )			POP	1K ohm 5% SMD 0805 package and POP
1K_12	5%				1206 (3216 )		POP	1K ohm 5% SMD 1206 package and POP
1K_1210	5%					1210 (3225 )	POP	1K ohm 5% SMD 1210 package and POP

CAPACITOR

Value	Voltage	Material	6				*	Description
*0.1U/10V/X5R_4	10V	X5R	0402 (1005 )				DE POP	0.1UF 10V X5R SMD 0402 package DE POP
1U/25V/X7R_6	25V	X7R	0603 (1608 )				POP	0.1UF 25V X7R SMD 0603 package POP

[illegible]



D

D

C


C

B

B

A

A



PROJECT KL3 NOTE Calpella DIS

**Quanta Computer Inc.**

Size	Document Number	Rev
Custom	POWER BLOCK	1A
Date:	Wednesday, December 23, 2009	Sheet 52 of 53

EC #	Page	Description	Part Affected
EC-A-01	12	0 ohm change to DEL for reduce 1.05V drop	R261
EC-A-02	35	Change footprint and schematic for design request	CN5
EC-A-03	35	DEL R126 and connect CN5.25 to GND directly	R126
EC-A-04	38	Add 10 ohm for reduce noise	R577
EC-A-05	39	DEL CN2 for combine with GC4/GC5	CN2
EC-A-06	10	25MHz X'tal ICG support removed from POR	Y6,R478,C671,C670
EC-A-07	12	Based on Intel DG V1.5 page320, remove external LC filter for VCCAClk, VccapIEXP, VCCFDIPLL, VCCSATAPLL.	L45,C692,L46,C697,L47,C712, C715,L21,C329,C331
EC-A-08	14	Based on Intel DG V1.5 page100 ,remove DDR3 Vref control circuit M2 option.	U1 etc...
EC-A-09	15	Based on Intel DG V1.5 page100 ,remove DDR3 Vref control circuit M2 option.	U46 etc...
EC-A-10	23	Change from 0 ohm to bead for EMI request	R150
EC-A-11	26	Change from 0 ohm to bead for EMI request	R237,R238,R239,R240
EC-A-12	43	Del +1.05V_PCH discharge	PR219,PQ11
EC-A-13	43	Add charger PTC	PR263
EC-A-14	43	Change Footprint	PQ66
EC-A-15	43	Modify OTP circuit	PD34
EC-A-16	44	Del NO ASM circuit	PU16 etc...
EC-A-17	46	Del +1.05V_PCH circuit	PQ133 etc...
EC-A-18	46	Reduce +1.05V power rail impedance	PJP13,PJP4
EC-A-19	46	Reserve for current derating	PL23
EC-A-20	46	Reduce transient regulation	PL20
EC-A-21	47	Reduce ripple voltage	PC216
EC-A-22	49	Add to separate enable from protect circuit	PR264
EC-A-23	49	Reserve for sequence	PR265
EC-A-24	29	ESD suggestion because ESATA don't CDE test so we DEL U7,U8 and add a GND shielding in board file	U7,U8